Abstract-A new public-domain simulator for mixed-signal circuits is described. The new simulator is very versatile, allowing the user to define new elements easily. The procedure adopted for simulation of circuits with both digital and analog elements is briefly discussed. Several simulation examples are presented to demonstrate the applications of the simulator. The simulator is expected to be particularly useful for engineering teachers in developing countries where access to expensive commercial mixed-signal simulators may be difficult.
I. INTRODUCTION

S
IMULATION is a powerful aid in teaching both analog and digital circuits, especially when analytical treatment is difficult. Very good public-domain programs are already available for simulation, e.g., the Simulation Program with Integrated Circuit Emphasis (SPICE) for analog circuits and IRSIM [1] (an event-driven, logic-level simulator for MOS circuits) for digital circuits. These do not cover, however, "mixed-signal" circuits, i.e., circuits that have both analog and digital elements. A good example is the dual-slope analog-to-digital converter (ADC) in which an RC integrator is the analog part and a counter and some logic gates constitute the digital part.
There are commercial simulation programs which can handle both analog and digital elements; examples include PSPICE [2] and SABER [3] . The purpose of this paper is to describe a new program for mixed-signal simulation. The program is called SEQUEL (a solver for circuit equations with user-defined elements). The most attractive feature of SEQUEL is that it is available as a public-domain package, and it can be downloaded and run on any number of PCs. A comprehensive manual and several circuit files are also available [4] , which make it a very good teaching aid. There are, of course, some other attractive features of SEQUEL as well, which will be described in subsequent sections.
The paper is organized as follows. In Section II, the basic philosophy of a mixed-signal simulator is described. The organization of SEQUEL is described in Section III, with emphasis on the interaction between analog and digital elements. Finally, in Section IV, several examples of mixed-signal simulation using SEQUEL are presented. Publisher Item Identifier S 0018-9359(02)05067-7. 
II. MIXED-SIGNAL SIMULATION
In this section, simulation of a purely analog circuit is first considered, followed by that of a purely digital circuit. The ideas thus encountered are then put together to explain what exactly a mixed-signal simulator must do. Since the circuit behavior as a function of time is usually of interest, only transient simulation will be discussed in the following.
Consider the circuit shown in Fig. 1 , where is a known function of time. The equations to be solved are (1) (2) and (3) These equations may be written in different forms, depending on the equation formulation approach employed. In SPICE, the equations are written using modified nodal analysis, where the node voltages are treated as the system variables. SEQUEL, on the other hand, employs the Sparse Tableau approach [5] , [6] , where node voltages, branch voltages, and branch currents are treated as the system variables. In the following discussion, however, it is not important to know how exactly the equations are formulated.
In the transient simulation problem, the solution at time is known, and that at is to be computed. There are several ways to approximate the derivative term in (3). An excellent review and discussion of some important points regarding transient simulation can be found in [7] . This reference also provides a comprehensive list of research papers and texts on circuit simulation. Here, a specific discretization scheme, viz., the "Backward Euler" scheme, will be discussed. In this scheme, the equations to be solved are (4) 0018-9359/02$17.00 © 2002 IEEE (5) and (6) where is the value of at time and so on. Equations (4)-(6) constitute a linear system of equations, which can be solved in one matrix inversion step to yield , , and . If there are nonlinear elements in the circuit, a nonlinear system of equations will result, and an iterative procedure such as the Newton-Raphson method will have to be employed to obtain the solution [8] .
The problem of digital (logical) simulation is very different. The most obvious difference, of course, is that the variables involved in digital simulation are not real, but logical (Boolean). Besides, there is another fundamental difference between digital and analog elements. As seen earlier, the behavior of an analog element is described by its constitutive relations. If there are several elements in the circuit, the constitutive equations of all elements are assembled with Kirchoff's current and voltage equations, and the resulting system of equations is solved to obtain the solution at the given time point. For a digital circuit, the situation is very different, as illustrated by the following example.
Initially, the circuit in Fig. 2 has , , and . For 0, the inputs vary as shown in Fig. 3 . At 0, , and . At , one of the inputs ( ) has changed. The following questions must now be asked: 1) Which gates will be affected by this "event?" and 2) Does it actually cause any of the variables to change? If so, at what time should that change ("event") be scheduled?
It turns out that the event at does not cause a change in the output of the gate (node ), because its other input is still . In fact, in this example, no events need to be scheduled up to . Because of the transition at , node must change from to . This change or "event" must be scheduled at ,
where is the delay of the gate. When the event at node is executed or "processed," the OR gate must be examined for a possible change in its output since node serves as an input node for the OR gate. The treatment of digital elements is seen to be completely different from that of analog elements, and is computationally much simpler, almost trivial. Two major differences between simulation of analog and digital elements emerge from the above discussion. 1) When analog elements are involved, a system of equations needs to be solved. With digital elements, only assignment of logical values needs to be performed. Thus, for the same "complexity" (say, the same number of nodes), the CPU time required per time step would be much larger for analog elements. 2) Simulation of digital elements is "event-driven" [6] , [9] , i.e., a given digital element needs to be treated only if one or more of its inputs have changed.
SEQUEL handles mixed-signal circuits by dividing circuit elements into the following categories:
1) purely electrical elements, such as resistor, capacitor, BJT, FET, voltage source, etc., where the variables involved are of type "electrical" or "analog," viz., currents or voltages; 2) purely digital elements such as gates, flip flops, counters, etc., in which only logical (digital) variables are involved; 3) "ADC"-type elements where the inputs are analog and outputs are digital, e.g., an 8-bit ADC, a comparator that compares two analog voltages to produce a digital (1-bit) output, etc.; 4) "DAC"-type elements where the inputs are digital and outputs are analog, e.g., a 12-bit DAC, a switch controlled by a digital variable, etc. In mixed-signal simulation, there are "analog time points" at which the analog variables are computed and "digital time points" at which the digital variables are treated (by scheduling and processing events). At the end of an analog time point, the analog variables would have changed; and if there are ADC-type elements in the circuit, some events may have to be scheduled as a result of the change in the analog variables. Similarly, at the end of a digital time point, the digital variables would have changed; and if there are DAC-type elements, the system of equations involving the analog variables must be solved to update the analog variables accordingly. Thus, the analog and digital variables are continuously upgraded, and the analog and digital time steps are automatically synchronized. Briefly, this procedure is followed in SEQUEL for mixed-signal simulation. It is basically "book keeping" of the analog and digital time steps that is required.
III. ORGANIZATION OF SEQUEL
SEQUEL is organized so that the user can define new circuit elements easily, without modifying the source code [4] . A "template," which can be written by the user, describes the behavior of the element. The equations, assignments, etc., are to be described in FORTRAN. The "preprocessor" section of SEQUEL creates FORTRAN subroutines from the templates, which are then called by the main program during simulation. Several examples of such subroutines can be found in the manual [4] . Four types of elements are allowed in SEQUEL-electrical, digital, general, and thermal. Of these, only electrical and digital elements will be discussed here. Electrical elements are elements that have electrical outputs; these include purely electrical elements and DAC-type elements in the earlier classification. Similarly, digital elements are elements with digital outputs; these include purely digital and ADC-type elements.
What has been described so far are the so-called "basic elements." SEQUEL allows the user to create "compound elements" using the basic elements. Thus, electrical compound elements can be created with electrical basic elements, and digital compound elements can be created with digital basic elements. For example, a Darlington pair can be created using BJTs, a counter can be created using flip flops, etc. This is similar to the "subcircuit" idea in SPICE.
There are some elements that do not fall in the electrical or digital category; however, they can be divided into smaller elements which are electrical or digital. The 555 timer (see Fig. 4 ) is one such mixed element. Its input and outputs may be considered to be analog variables; whereas, its internal operation is best described with both analog and digital elements. SEQUEL allows such mixed elements to be created by simply writing a template. As an example, Fig. 5 shows the template for the 555 timer. The detailed syntax rules can be found in [4] .
It should be noted that, although SEQUEL allows new elements to be defined by the user, this exercise is not always required. There are already a large number of elements defined in the SEQUEL "library," and if they are adequate for the user's purpose, SEQUEL can be used much like SPICE, i.e., by simply writing a circuit file and running the program on it.
The only other simulation package that allows a similar facility (particularly, that of user-defined elements) for mixedsignal simulation is SABER. However, SABER (SABER and MAST are trademarks of Analogy, Inc., now a part of Avanti) is often not suitable for educational purposes for the following reasons. 1) SABER is expensive, even after the educational discount, for engineering colleges in developing countries. For example, many colleges in India cannot afford it. Also, those relatively larger institutes in India (six or seven) which do have SABER have not been able to utilize it for teaching undergraduate courses with a large number of students because the number of licenses is limited. 2) To create new elements in SABER, students would need to learn an "advanced" hardware description language called MAST. This requirement is not desirable in teaching a one-semester course, for example. In SEQUEL, on the other hand, new elements can be easily created by writing FORTRAN code to describe the equations or logical assignments, and students are likely to have learned FORTRAN by the time they do a course in circuits. 3) Many of the existing elements in SABER are "coded;" thus, the user has no idea of exactly which equations are being solved. This coding, of course, is a result of SABER being commercial, rather than academic, in orientation. In fact, the SABER manuals and online information seem to encourage users to treat circuit elements as "black boxes," an approach that is not conducive to academic pursuits.
IV. SIMULATION EXAMPLES
A few examples of mixed-signal simulation using SEQUEL are now presented. The circuit files for all of these examples and the library of required elements in ASCII form are available [4] . The reader can run SEQUEL on the circuit files and reproduce the results presented here, or modify the circuit files, make up new circuit files, etc. If some new elements need to be created for simulation of the circuit of interest, the user can do it by following the procedure in the manual. A careful study of the existing element templates will help in this exercise.
Some of the details such as resistance values are not given in the figures accompanying the examples here. Also, complete implementation details are not reproduced in the figures, since they can be readily discovered from the circuit files.
A) A Dual-Slope ADC: Shown in Fig. 6 is a "dual-slope ADC" (e.g., see [10] ), which is based on integrating the sampled analog voltage for a fixed time corresponding to 2 clock cycles and then integrating the reference voltage of opposite sign until the integrator output crosses zero. Fig. 7 shows the integrator output. The implementation details can be found in the circuit file [4] . A brief comment is in order here regarding the efficiency of the mixed-signal approach as compared to a "full analog" or SPICE-type approach. The 8-bit counter in this example could be simulated with SPICE using flip-flops as subcircuits, each flip-flop, in turn, being made up of logic gates. To simulate all of these logic gates in SPICE, one would need a large number of transistors. Such low-level simulation is clearly going to be computationally expensive for the following reasons.
1) Each transistor would require several function and Jacobian evaluations per time step. 2) The transistor implementation would require a much larger number of circuit nodes. 3) A large number of extra time steps would be required to resolve the transitions that occur within the counter with sufficient accuracy. In mixed-signal simulation, this computation is completely bypassed since the entire counter block is treated at a "behavioral level" with logical variables.
B) 555 Timer Circuits:
The 555 timer is a very interesting element in the sense that its operation is crucially dependent on a digital element, viz., an RS flip flop, and yet the connections to the outside world are analog (i.e., the real values of the voltages are important). It is rather difficult to simulate 555 circuits with a standard circuit simulator like SPICE, because one would have to somehow mimic the RS flip flop using voltage-controlled switches or MOS transistors. In SEQUEL, on the other hand, an RS flip flop can be treated as a purely digital element, as described earlier.
Shown in Figs. 8 and 9 are two 555 timer circuits, the monostable and astable multivibrators [10] . The circuit file for the monostable multivibrator is given in Fig. 10 , which shows how easily one can make up 555 timer circuits in SEQUEL. In addition, the correspondence or "mapping" between the call to the 555 timer in this circuit file and the 555 timer template shown in Fig. 5 are to be noted. The circuit files for this example are and [4] . C) First-Order -Modulator: Consider a -modulator circuit (see Fig. 11 ) implemented with switched capacitors [11] . Each of the MOS transistors in the figure has actually been implemented as a switch controlled by a digital variable. The resistance of the switch is considered to be when the digital variable is and otherwise. The parameters and can be specified by the user in the circuit file. The response of the modulator to a sine input is shown in Fig. 12 . The circuit file for this example is . It is worth mentioning here that SEQUEL allows independent specification of large-signal and small-signal behavior. This feature is to be contrasted with other simulation packages (including SABER), in which the small-signal equations are derived from the large-signal description. The flexibility allowed by SEQUEL in this context is particularly attractive for handling switched-capacitor circuits, allowing the user to study time-domain and frequency-domain behavior with the same implementation. This aspect will be described in detail separately. Fig. 13 shows a PLL that employs an exclusive OR gate as a "phase detector" [11] . This type of PLL is commonly used in communications where the input signal is a random sequence of s and s. Despite the random pattern of the input bits, the PLL is able to lock and recover the clock. In this example, the clock and the input signal do not have the required phase relationship initially (see Fig. 14) ; however, as the PLL locks, the desired phase difference is obtained (see Fig. 15 ). The output of the loop filter is shown in Fig. 16 . All blocks of the PLL have been implemented at the "behavioral" level, which makes the simulation run much faster than a detailed implementation with MOS transistors. The circuit file for this example is . E) PLL With a Tri-State Phase Detector: A PLL can also be implemented with an "edge detector" circuit that compares the rising edges of two waveforms and produces "Up" and "Down" signals [11] , depending on which edge comes first. The Up and Down signals, in turn, control a tri-state inverter (see Fig. 17 ). If both Up and Down are , the inverter output node is "tri-stated" and presents a high resistance to the filter. Again, the tri-state inverter is implemented here at the behavioral level and not at the transistor level. The input signal in this case is a 50-Hz sine wave. Initially, the filter output is 1 V, which corresponds to 20 Hz. In a few cycles, the voltage-controlled oscillator (VCO) output catches up with the input signal, and the filter output rises to 2.5 V (see Fig. 18 ). This type of PLL is particularly useful in power electronics applications. The circuit file for this example is . Fig. 11 . A first-order 6-1 modulator implemented with switched capacitors [11] . V ; dashed line: V . Fig. 13 . A digital phase-locked loop with an XOR gate used for phase detection [11] .
D) Digital Phase-Locked Loop (PLL):
In the previous examples, "behavioral" models have been employed for the various "blocks." It is possible, of course, to implement the blocks in SEQUEL at a lower level, e.g., with MOS transistors. However, such an implementation would surely increase the simulation time, sometimes by orders of magnitude. In addition, for teaching purposes, behavioral models may often be more appropriate because they allow the student to study the circuit performance with respect to parameters at the "block diagram" level, such as the gain of a VCO.
Two categories of mixed-signal circuits which are routinely taught in an Electronic Circuits course are 555 timer circuits and switched-capacitor circuits. Here, and in many other cases, it is important to bring out the basic circuit operation, without requiring the student to spend a large amount of effort in setting up the circuit file. A quick look at the SEQUEL files available for the examples described here will reveal that SEQUEL indeed makes this possible. Achieving the same objective with SPICE, for example, may be difficult in certain cases. The dual-slope ADC example illustrates this point very well, where creating a transistor subcircuit for the counter would appear, to many students, to be a formidable task if they are not conversant with MOS circuits.
In conclusion, a new public-domain program for simulation of mixed-signal circuits has been presented. Several examples have been discussed to illustrate the capabilities of the simulator. The usefulness of the simulator for teaching has been pointed out.
